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Ted Lewis 
Naval Postgraduate School 
Our Binary Critic turns to 
prognostication, forecasting 
breakdowns-and 
breakthroughs-for the next 
16 years. He predicts a 
software-based economy of 
software artisans and 
”global” megacomputers. 
Computer 
n the next 10,000, or 16 years, we’ll not only cross the boundary into 
the next millennium but also witness major technological breakdowns 
and breakthroughs. The rapid rise of processor performance will hit 
the performance wall, forcing widespread adoption of parallel process- 
ing; Moore’s law will be overshadowed by 70 percentlper-year (com- 
pounded) increases in networking capacity, leading to the global 
megacomputer; and the fly in technology’s oatmeal-software-will 
finally reach a crisis point, causing a massive reevaluation of classical 
software engineering. Processor and network technologywill make hard- 
ware devices inexpensive to build, but the world will have to turn to soft- 
ware artisans for the improved productivity to build systems at 
commodity prices. By the year 2012, the software economy will reign 
over all other economies. 
This two-part treatise on technology (Part I1 will appear next month) 
argues that change has always been a part of recent history. Indeed, earth- 
shakingchange occurs about every 150-200 years. It takes about 50 years 
to make the transition from the old to the new, and we are nearing the 
end ofjust such a SO-year period. 
Change is caused by both technological breakthroughs and technolog- 
ical breakdowns. In the current 50-year transition, the breakthrough is in 
networking and software development, and the breakdown is in proces- 
sor (VLSI) technology. Both forces will propel the high-tech world into a 
new model of computing by the year 2012. 
The new model will be based on a networked, global megacomputer 
that obeys the Gustafson-Barsis speedup law instead of the Amdahl law 
of parallelism. The next century’s Information Superhighway will actu- 
ally be a network of cable TVoperators, not telephone companies. A new 
era of programming that eliminates traditional programming languages 
(and scolds the software engineering community for failure) will arise 
and lead to a software economy-an electronic commerce dominated by 
software artisans. 
THE END 15 NEAR 
Change is nonlinear. It occurs in bursts of activity following relatively 
long periods of uneventful progress. Roughly, these bursts define 50-year 
boundaries between 100- to 200-year “new eras” or “ages,” and the period 
from about 1960 to 2010 will prove to be one such burst, separating two 
very different eras. 
In the current burst, three basic innovations brought rapid progress in 
computer technology: 
* microprocessor design, manufacture, and market saturation; 
0 network and telecommunication design, manufacture, and deploy 
* innovations in software engineering processes and tools. 
ment; and 
All three innovations are nearing the end of a rapid technical ascent. 
Progress in each area will soon saturate the marketplace and become 
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stalled (like TV), or it will slow, perhaps stop altogether, 
due to technical roadblocks. In either case, as we near the 
end of this incredible 50-year streak of innovation and 
progress, we get nearer to the next historically significant 
breakdown event. This event, occurring within the next 
decade or two, will mark the end of the Post-Industrial Age 
and signal the beginning of the next era. 
How so? First, silicon-based technology is nearing the 
end of decades-long leaps in processor performance. 
Technological difficulties will limit further progress. 
Second, within the next 10,000, years, the telecommuni- 
cations industry will have “rewired nearly every major 
technological society on the planet. Bandwidth will 
become a commodity, just as computing has become a 
commodity over the past 20 years, and market expansion 
will slow, just as it did for the telephone companies after 
everyone owned a telephone. Third, changes in micro- 
processors and communications will force radical changes 
in software engineering. The existing software engineer- 
ing methodology will “melt down,” requiring reinvention 
of traditional software development tools and processes. 
Software development of large, monolithic, complex sys- 
tems will cease to exist as a methodology, except in the 
edutainment segment where software development will 
take on the scope and size of movie production. This 
change will have a major impact on programming Ian- 
guages, application development tools, and fundamental 
software-engineering processes. Unless a conceptual 
breakthrough occurs, further progress of technical soci- 
eties will be stalled by inadequate software productivity. 
Breakdown events 
Breaks from the past, or breakdown events, can indi- 
cate either the beginning or end of a period of rapid trans- 
formation. One of the most respected minds of the 20th 
century, Peter Drucker writes, in the introductory para- 
graph of his 1993 book, Post-Capitalist Society’: 
Every few hundred years in Western history there 
occurs a sharp transformation. Within a few short 
decades, society rearranges itself-its world views; 
its basicvalues; its social and political structure; its 
arts; its key institutions. Fifty years later, there is a 
new world. And the people born then cannot even 
imagine the world in which their grandparents lived 
and into which their own parents were born. We are 
currently living through just such a transformation. 
Drucker hits on two key elements of the emergence of 
the Information Age. First, we are in the midst of an 
unusual surge of change-not just a run-of-the-mill 
change commonly associated with the industrial and post- 
industrial ages. Rather, Drucker claims we are in the throes 
of a transformation that, in hindsight, will be recognized 
as one of the rare “great divides in history.” These great 
divides define boundaries between various ages. 
Second, Drucker writes that we cannot see this change 
because we are part of it. The great divide is realized only 
years after it occurs. (Thus, all predictions and forecasts 
made in this article are doomed to be wrong!) 
Drucker makes a further claim: These short periods of 
rapid transformation have happened before. Rapid change 
is often linked to modern society, but it is by no means 
unique to modern times. He cites the “overnight” trans- 
formation of Europe from medieval feudal society to the 
new city states of thirteenth-century Europe. The “high- 
tech sector” of early twelfth-century Europe was the archi- 
tecture industry, which rapidly ascended on three basic 
technologies-the ribbed vault, pointed arch, and flying 
buttress. The construction of Durham Cathedral, begun 
in the mid-llOOs, was the first project to incorporate all 
three innovations, and it started a revolution marked by 
rapid change in architecture. By the early 1200s, Europe 
was plunged into a race to determine who could build the 
tallest, proudest, and most technically demanding cathe- 
dral in all of Europe. The building spree transformed archi- 
tecture for the next several hundred years. It also 
contributed to the boundary that separated the medieval 
and middle ages. 
April 1996 
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Rapid progress lies in the boundaries 
Boundaries are drawn and then dissolved in a relatively 
short period of time-approximately 50 years, according 
to Drucker. They may occur because of an innovation in 
thought or technique. The new idea or 
technique is usuallytraced backto a break- 
down event or new technology. Because 
major breakdowns occur infrequently, 
there is often a long pause between one era 
and the next. The history of computing is 
a good example. Bryan Bunch and 
Alexander Hellmans describe its origins in 
The Timetables of Technology2: 
Early in life Jacques Vaucanson became 
interested in the mechanical aspects of 
the human body, aiming to construct an 
artificial man, the first automaton. At the age of 18 
he completed a set of automatons that became 
instantaneously famous. Exhibiting his automatons 
brought Vaucanson to the attention of the king, and 
in 1739 he was appointed to improve France’s 
national silk industry, which could not compete with 
the more efficient silkmanufacturers from Piedmont 
(northern Italy). He understood that automatic 
machines can reduce human error, and fully auto- 
mated the semiautomatic weaving machines 
designed by Basile Bouchon in 1725 and Jacques de 
Falcon in 1728. Vaucanson’s designs eliminated the 
need for workers to feed perforated cards or paper 
strips into the machmes. His machine, equipped with 
a perforated cylinder, was a direct precursor of the 
automatic loom of Jacquard. 
Vaucanson lived in the mid-l700s, the beginning of the 
boundarybetween the Renaissance and the modern indus- 
trial state. This bounday-cdled the Industrial Revolution 
by some-lasted roughly 50 years, from 1750 to 1800. It 
formed an invisible line between the old and new worlds. 
The ideas underlying all of computing-stored pro- 
gram, control unit, automated sequencing-were discov- 
ered during this short period of time. But they lay dormant 
for several hundred years as the Industrial Age played out. 
Vaucanson’s innovations waited 100 years for Charles 
Babbage to copy and advance them. Then, Babbage’s work 
waited another 100 years for von Neumann to copy and 
advance them. Several hundred years elapsed between 
the rapid transformation that laid the foundation for com- 
puter technology and the reinvention of the modern 
stored program computer. 
The current 50-year transformation 
The three pillars of modern technology-the micro- 
processor, the optical communication link, and software 
engineering-should reach a SO-year breakdown point in 
about 10,000, years. Indeed, microprocessing devices-the 
steam engines of the Information Age-may reach the end 
of their technologyrun before the year 2012. Optical com- 
munication devices-the distribution mechanisms of the 
Information Age-should reach to the far points of the globe 
at about the same time. Finally, software engmeering-pro- 
viding steam for the Information Age-will be forced to 
undergo radical change because of transformations in 
processor and communication technolow. But the software 
breakdown event of 2012 will most likely mark the begin- 
ning of a new era in software engineering. 
Like the three innovations that led to the cathedral 
building spree throughout Europe, the three legs of mod- 
ern technology have thrived in the 50-year boundary 
between the preceding 200 years and the Info Age stretch- 
ing into the 21st Century. Accordingly, it’q important to 
keep the right perspective: They are transforming devices 
rather than enduring devices of the next 200 years. That 
is, microcomputers, optical cables, and software are 
unlikely to remain as we know them for much longer. 
Today‘s devlces and methods will be as forgotten by the 
children of 2112 (100 years after crossing the boundary) 
as pre-Vaucanson weavers were forgotten by the grand- 
children of Charles Babbage’s era, circa 1839. 
STEAM ENGINES OF CENTURY 21 
The transistor was invented in 1946, but the large-scale 
integrated circuit was not a reality until much later. If we 
place the starting point for micnoprocessor technology at 
1970, because of the commercial introduction of the 4-bit 
processor-on-a-chip, then Druclter’s 50-year transition 
model predicts the next breakdown point early in the next 
century. 
Figure 1 uses the learning curve theory, developed by 
airplane manufacturers in the late 1930s and modified by 
the semiconductor industryin the 1980s, to project micro- 
processor performance data observed between 1978 and 
1995 into the year 2020. The general learning curve is 
given as MIPS = PB‘, where t is  time measured in years, 
and P and 8 are curve-fit parameters. The base value B is 
determined by how fast manufacturers learn to design and 
manufacture a product or master a technique. The 
mechanical manufacture of airplanes led toB = 1.1, mean- 
ing that aerospace companies made improvements at a 
“learning rate” of 10 percent per year. Gordon Moore 
observed that semiconductor manufacturers progressed 
at a much faster p a c e 4 8  percent per year. This led Moore 
to postulate the famous law that says performance dou- 
bles every 18 months while price stays the same. In other 
words, Moore’s law follows an annual compound 
“improvement rate” of 48 percent. Moore’s law i s  an exam- 
ple of a learning curve with B = 1.48 (see Figure 1). 
Ifwe varyB to get the best curve fit to the data in Figure 
1,1.56 gives a better fit than 1 48. If Moore had used 56 
percent instead of 48 percent, his law would have pre- 
dicted what actually seems to be happening-perfor- 
mance doubling every 15 months. 
Using our learning curve or Moore’s law to forecast 
processor performance into the next century, the proces- 
sor of the year 2020 will be capable of performing 11 mil- 
lion MIPS (learning curve) or 2.7 million MIPS (Moore’s 
law), as shown in Figure 1. Compare this with the 250 
MIPS Intel processor circa 1996. These learning curves 
predict that computer performance will multiply by a fac- 
tor of 44,000 (learning curve) or 10,000 (Moore’law) over 
the next 25 years! Is it rational to assume such rapid 
increases? Will solid-state physics suppbrt Moore’s law 
indefinitely? Probably not. Rapid progress will become 
difficult in the next 10,000, years. 
Computer 
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Speed bumps 
Forecasting is an unreliable science, especially when 
exponential projections are involved. Moore’s doubling 
law is especially difficult to believe, because doubling 
becomes more and more difficult in each generation. For 
example, the forecast given by Moore’s law in Figure 1 pre- 
dicts that computing power will jump by one million MIPS 
in one year between 2019 and 2020. Compare this with 
the time it will take to reach the first one-million MIPS 
mark-35 years (from 1970 until about 2015). 
This worries chip manufacturers. Michael Malone, in a 
front-page article in the business section of Siliconvalley’s 
leading newspaper  write^,^ 
The microprocessor era may be a brief one, and 
nearly half over. In the years to come, it seems, 
Moore’s Law will slow until performance advances 
... are measured in tiny increments, not quantum 
leaps. James Meindl, provost of Rensselaer 
Polytechnic Institute has proposed a measurement 
called the Chip Performance Index. The index sug- 
gests that chip miniaturization will continue until 
the second or third decade of the 21st century. 
Then, faced with the physical impediments, the 
miniaturization process will essentially end, 
replaced perhaps by steady improvements in the 
software that runs on these devices, and in the 
machines they direct. 
Business leaders are not the only ones who see an end 
in sight. Retired T.J. Watson Research Center scientist 
Robert Keys writes in a 1993 issue of S~ientificAmerican,~ 
It is onlywhen conducting areas approach to within 
about 100 angstroms of one another that quantum 
effects, such as electron tunneling, threaten to cre- 
ate problems. In laboratory settings, researchers are 
already at the brink of this limit, at about 30 
angstroms; in commercial devices, perhaps a 
decade remains before that limit is reached. 
To further analyze the end of the microprocessor era, 
let’s use an age-old graduate student exam question, the 
so-called “speed of light” question. 
Question: Given that electrons travel at the speed of 
light, and given that electron packing is limited to the den- 
sity of atoms in a silicon crystal lattice, what is the ulti- 
mate speed of a computer? 
Answer: The distance between molecules in a silicon 
crystal is approximatelyD= W9m and the speed of light is 
approximately C = 3 x 108m/s. We will use orders of mag- 
nitude, so the 3 in the speed of light can be dropped. 
Assume the time to switch a bit from 1 to 0 or 0 to 1 is equal 
to the time it takes light to travel from one atom to the next 
in the crystal. Then switching speed S is given by S = D / C  
= 10-9m/10*m/s = lO-I7s. Inverting this and dividing by 1 
million to get MIPS yields a theoretical upper limit of 
MIPS. This is safely beyond the forecasts of Figure 1, which 
forecast a speed limit of approximately 107 MIPS. 
Can a complete computer be constructed from a single 
switching device? Perhaps random-access memory fits this 
model, but a useful computing engine requires many 
Figure 1. Processor performance forecasts using 
data from the Intel series of microprocessors, 
extrapolating with Moore’s Law, and a general 
learning curve formula. 
switching elements. This introduces some reality into our 
order-of-magnitude estimate. 
Again, using a simple model, suppose E is the average 
number of sequential switching elements needed to imple- 
ment an average instruction. Propagating a signal through 
a chain of E switching elements slows down our theoreti- 
cal supercomputer by a factor of E. Now, S = ED/C = 
l0-l7E, or MIPS = 10ll/E. 
This approach begs the question, how many switches 
are needed in each successive generation of microproces- 
sor chip? Figure 2 shows a kind of learning curve for the 
number of transistors in each microprocessor generation. 
Although this curve is not as steep as Moore’s law, the 
Figure 2. Number of transistors versus date of intro- 
duction of Intel processors. Once again, forecasts 
are based on learning curve: PBt. 
April 1996 
Authorized licensed use limited to: NPS Dudley Knox Library. Downloaded on April 29,2020 at 20:06:09 UTC from IEEE Xplore.  Restrictions apply. 
“learning rate” is still high. Chips have been adding tran- 
sistors at the rate of 37 percent per year. 
Assuming the number of transistors continues climbing 
with the MIPS index as it has thus far, we estimate para- 
meter E by locating the date when E reaches a density 
equal to the density of the silicon crystal itself, for exam- 
ple, D = W9m. This happens in the year 2006, according 
to the forecast of Figure 2. Even if we are off by a factor of 
ten, the availability of chip “real estate” vanishes at the 
year 2013. The limits of silicon may be handily reached 
within the next 10,000, years, bringing further advances 
to a standstill. 
The silicon breakdown event will cause major changes 
in the industry. Is there a way around this event? 
Going parallel 
Parameter E does not take into consideration potential 
performance improvement obtained through the appli- 
cation of parallelism. Although parallelism 
has yet to make a widespread impact at the 
system level, it has always been employed 
at one or more levels within processor 
chips. The most obvious contemporary 
examples can be found under the packag- 
ing of superscalar RISC chips, which 
already employ three, five, or more paral- 
lel pipelines. Indeed, considerable chip 
real estate is devoted to multiple pipelines 
and “out of sequence execution”1ogic-all 
for the purpose of increasing MIPS 
through parallelism. But thisapproach is 
limited to small-scale parallelism. 
Pipelines and scoreboards will be of little help when incre- 
ments of 1 million MIPS are called for in 2019. 
The most significant problem with parallel machines is 
the same today as it has been for many decades. Wow can 
software applications take advantage of hardware paral- 
lelism? In 1967, master designer Gene Amdahl proclamed 
the death of parallel machines even before it was practical 
to build them5: 
For over a decade prophets have voiced the con- 
tention that the organization of a single computer 
has reached its limits and that truly significant 
advances can be made only by interconnection of a 
multiplicity of computers in such a manner as to per- 
mit cooperative solution . . . The nature of this over- 
head (in parallelism) appears to be sequential so 
that it is unlikely to be amenable to parallel pro- 
cessing techniques. Overhead alone would then 
place an upper limit on throughput of five to seven 
times the sequential processing rate, even if the 
housekeeping were done in a separate processor.. . 
At any point in time it is difficult to foresee how the 
previous bottlenecks in a sequential computer will 
be effectively overcome. 
Where did Amdahl get the “five to seven times the 
sequential rate” limitation? A quick derivation explains 
this verypessimistic estimate. Suppose p is the fraction of 
the program that is “naturally serial,” and (1 - p) is the 
fraction of the program that is “naturally parallel.” (The 
definition of “naturally serial” and “naturally parallel” will 
remain purposely vague for the moment.) 
Let S be speedup, defined as the time to run a program 
without the benefit of parallelism divided by the time to 
run the same program with the benefit ofp-way paral- 
lelism, for example, S = T ( l ) / T ( p ) .  According to Amdahl, 
the naturally serial part of the program runs in time equal 
to p T ( l ) ,  and the naturally parallel part of the program 
runs in time (l-p)T(l)/p, because we assume the ideal 
case of ‘) parts can do the job in fraction l/p of the time 
of one part.”That is, (l-P)th of the program runs in par- 
allel. Then, T(p) = PT(1) + (l+)T(l)/p. Substitutinginto 
the formula for S yields S = p / ( @  + (1-p)). Amdahl 
dropped the (1-p) term and assumed thatp would never 
exceed 5 to 10. After all, in 1967 who would dream of 
building a computer with 10 expensive processors? This 
leaves 0. Amdahl guessed that a typical program would 
be about 15 to 20 percent naturally serial, leaving 80 to 
85 percent to run in parallel. Thus, S = 5 to 7. 
Amdahl’s law was overthrown in 1988 by a team of 
researchers at Sandia Labs using a 1,024 processor 
nCube/lO. Ed Barsis and team achieved a thousandfold 
speedup on a problem with in the range of 0.004 to 
0.008. Amdahl’s law predicts speedups ranging from 125 
to 250 instead of 1,000. How did the Sandia Labs team 
beat Amdahl’s law by a factor of 4 to 8? 
John Gustafson and Ed Barsis derived an alternative to 
Amdahl’s law to explain the Sandia triumph. They 
observed that j3 andp are not independent of one another 
as Amdahl assumed. Instead of trying to match the prob- 
lem to the computer, the Gustafson-Barsis approach 
matches the computer to the problem. Problems that can 
efficiently use 10 processors are run on a lo-processor 
computer. Problems that can use 1,000 processors are run 
on 1,000-processor computers. What kinds of problems 
are these? The Gustafson-Barsis approach works only for 
data-parallel problems, for example SIMD or SPMD (sin- 
gle program, multiple data) vector and matrix problems. 
Here, I do not repeat the derivation but simplpgive the 
result. The speedup for Gustafson-Barsis data-parallel 
problems is much more optimistic: S = p - p ( p  - 1). If p is 
very small, then speedup is nearly scalar, meaning it is 
proportional to the number of parallel-processing parts. 
Ifp is large (near one), then speedup is not any better than 
Amdahl predicted (see Figure 3). 
In its most elementary form, the Gustafson-Barsis law 
says that a certain kind of parallelism can overcome 
Amdahl’s law, and therefore, economical supercomput- 
ing gains can be realized by parallel procesSors. But what 
if we cannot afford the luxury of running oniy SIMD and 
SPMD problems? 
I 
The global megacomputer 
The limits of parallelism seem to block further advances 
in processor performance beyond the next 10,000, years. 
But a third alternative leads to the concept of an uncoor- 
dinated, globally distributed, parallel “megacomputer.” 
Such computers already exist in the form of asynchronous 
nodes on the Internet, but they have yet to be used to their 
fullest extent. Smaller scale multiprocessor systems in a 
single box also exist, for example, symmetric multi- 
processors containing two, four, and up to 32 processors. 
Computer 
Authorized licensed use limited to: NPS Dudley Knox Library. Downloaded on April 29,2020 at 20:06:09 UTC from IEEE Xplore.  Restrictions apply. 
They are being used in transaction-oriented applications, 
which are very similar to the kinds of applications that will 
run over the Internet in the next century. We can use these 
small-scale multiprocessors to model the new architec- 
tures that may become commonplace beyond 2012. 
However, megacomputers are likely to contain millions 
rather than dozens or hundreds of processors. 
After the next 10,000, years have passed and the limi- 
tations of single-processor performance have been 
reached, the megacomputer may be the only technology 
that can continue to deliver major performance jumps. 
But, if megacomputers are simply parallel computers, how 
can they overcome Amdahl’s law? How can they overcome 
the restrictions of the Gustafson-Barsis SPMD model? 
The key is this. Megacomputer performance scales 
on throughput (transaction response time or number of 
transactions per second) versus load instead of elapsed 
execution time versus number of processors. That is, per- 
formance is measured in terms of piecemeal responses to 
a series of smallrequests, instead of one monolithic answer 
following a massive computation. This is a different kind 
of computing model-one that works in burst mode 
instead of bulk mode. 
Fortunately, future applications are more likely to be 
burst-mode-oriented than bulk-mode-oriented. For exam- 
ple, a 60-minute digital movie might be compressed in one 
burst and downloaded in a second burst. Aroaming soft- 
ware agent might search the world’s libraries in a series of 
bursts-one each per library on the network. Adocument 
might be edited by a dozen people in a dozen geographi- 
cally dispersed locations, resulting in bursts of updates to 
the shared file. This kind of computationwill become more 
important as the nature of computing in the next 10,000, 
years shifts from single-problem solving to multiple-prob- 
lem solving, for example, to collaborative computing. 
Unlike traditional parallel programs, bursty programs 
can be scaled through the addition of processors. 
Scalability of bursty programs has little to do with how 
fast a single program can run, because bursty programs 
are collections of small, quick, distributed applets (small 
transaction-oriented programs embedded in “home 
pages”). The need for event-driven (reactive), small (com- 
ponent based), quick (burst mode), and portable (dis- 
tributed) applets is the main driving factor in 
programming language design today. (I return to this sub- 
ject in Part I1 next month.) 
Beyond the performance barrier 
Consider the following performance model, shown as 
a simple queuing system in Figure 4. The queues approx- 
imate the behavior of a megacomputer. Processing is per- 
formed by geographically dispersed computers, PI, P,, . . . 
P,,,, on a first-come-first-served basis. Eachprocessor han- 
dles a stream of applets that run for a short burst of aver- 
age duration l / y  and then return some result to their 
owners (not shown in Figure 4). 
The process of submitting a request to a single proces- 
sor and obtaining a result is called “transaction process- 
ing.” Transaction processing is bursty rather than 
monolithic. Hence, we model the series of bursts as a 
stream of applets that enter the megacomputer at an aver- 
age rate of h jobs per second. Transaction-oriented pro- 
Figure 3. Comparison of the Gustafson-Barsis law 
and Amdahl‘s law versus the “naturally serial part” 
of a program p. 
grams may contain thousands of applets that make thou- 
sands of requests to thousands of processors, but from the 
perspective of the model in Figure 4, each transaction 
appears to be independent and unrelated. Therefore, the 
average load on the megacomputer is not measured by the 
amount of processing time for a given program; rather, it 
is measured by the ratio of demand rate to service rate: p 
What is the effect of spreading applets across this mega- 
computer’s processing elements? How many transactions 
per second can it handle? Can the megacomputer be 
scaled upward by adding processors when more perfor- 
mance is needed? What about Amdahl’s law? 
= h/y.  
Simple queuing theory says that the average time to 
process an applet on a single processor is T(1) = 
The average time forp processors to handle the entire 
Therefore, speedup S is simply S = (l-p/p)/( 1-p). 
’ (l/PJ/(l-p). 
stream is T(p)  = (l/p)/ (1-p/p) . 
This very simple model assumes a constant h and y for 
all applets. This maybe unrealistic. Even so, it matches the 
performance behavior of small-scale symmetric multi- 
processor systems used in transaction-processing envi- 
ronments today.6 
The model relates megacomputer performance to two 
parameters: number of processors, p ,  and average load, 
for example, the loading factor, p. The value of p ranges 
from zero to one, which represents a fraction of the sys- 
;2 jobdsecond 
I l l 1  
Figure 4. Simple queuing model of a global mega- 
computer. Each job runs independently of all other 
jobs, but jobs are small and plentiful. 
April 1996 
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Figure 5.  Theoretical and actual speedup surfaces: 
(a) a distributed megacomputer consisting of p = 1 
to 16 processors and a loading factor ranging from 0 
to 100 percent of computing capacity; (b) actual 
data collected from Windows NT running on a PC 
with 1.2, and 4 processors.6 The difference between 
(a) and (b) is due to overhead and small sample size. 
tem’s maximum capacity. Typically, this is related to num- 
ber of users, processing burden, or both. 
Figure 5 shows two speedup surfaces. Notice how per- 
formance appears to increase as the loading factor 
increases. Contrary to intuition, this occurs because the 
megacomputer scales up to accommodate the load, much 
like the scalability of the Gustafson-Barsis model. This is 
traced to the assumption of independence among applets. 
Furthermore, scalability withp processors is realized, thus 
overcoming Amdahl’s law. Speedup in a megacomputer 
is independent of the amount of natural parallelism in any 
single program. Or you could say that a system of applets 
is naturally parallel. 
This kind of speedup avoids the need to write explicitly 
parallel programs or invent clever compilers that convert 
sequential code into a parallel equivalent. But this model 
does require a paradigm shift in software engineering. 
Although applets are serial programs, they may be parts 
of larger programs that have been broken into parts, dis- 
tributed to many computers within the network, run, and 
then gathered again. 
In the year 2012, megacomputers with distributed oper- 
ating systems will manage thousands of processors con- 
nected via high-speed networks. Such “web servers” will 
be geographically dispersed, hence the designation 
“global megacomputer.” Megacomputers avoid the per- 
formance bottlenecks forecast for single-processor sys- 
tems, because they avoid the limitations posed by Amdahl 
and Gustafson-Barsis. Yet, one still wonders, might there 
be a way around the limits of physics? I 
References 
1. P F. Drucker, Post-Capztalut Society,, Harper Business Books, 
NewYork, 1993, p. 1 
2. B. Bunch and A. Hellmans, Tzmetables of Technology, Touch- 
stone Books, Simon & Schuster, New York, 1993, p 166 
3. M. Malone, “Microprocessors: How Tiny?” San Jose Mercury 
News, Tuesday, Sept 12,1995, p. lG,  9G 
4. R.W Keyes, “The Future of the Transistor,” Sccentzfic Amerz- 
can, June 1993 Also reprinted in The Computer in the 21st 
Century, special issue of ScientificAmerican, 1995, p 90 
5 T. Lewis and H El-Rewini, Introduction to Parallel Comput- 
zng, Prentice-Hall, Englewood Cliffs, N. J., 1993. 
6. “SQL Server 6.0: Tough to Top,”PC Week, Sept. 11,1995, p 
83. Also for NetWare, see “NetWare 4.1’s File Server Slips” 
and “NT Closes in on Netware,” Windows Sources, Oct 1995, 
p. 90 and p 9%. 
Ted Lewis isprofessor and chair of computerscience a t  the 
Naval Postgraduate School, Montere% California. His tech- 
nical contributions are in  crytograph3 distributed comput- 
ing, parallel programming, and object-oriented framework 
designs. He writes a monthly  column, (Binary Critic,” f o r  
Computer and has served as editor-in-chiejof Computer and 
IEEE Software. He holds a BS in mathematicsfrom Oregon 
State University and MS and PhD degreesfiom Washington 
State lJniversi&. 
Computer 
Authorized licensed use limited to: NPS Dudley Knox Library. Downloaded on April 29,2020 at 20:06:09 UTC from IEEE Xplore.  Restrictions apply. 
